Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	503	708/300.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:27
L2	1980	malik.in. or goel.in. and latency	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:28
L3	2	2 and "708"/$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:28
L4	1	(malik.in. or goel.in.) and latency and "708"/$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:28
L5	2	(malik.in. and goel.in.)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:30
L6	23290	"708"/$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:31
L7	1	1 and (full adj (adder$1 or subtractor$1)) and (previous adj (bit$1 or block$1 or combinational))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:32
L8	2595	708/300-323.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:33
L9	86	8 and (full adj (adder$1 or subtractor$1))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:33

L10	53	9 and (sequential or serial)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:34
L11	16	(carry-out or (carry adj out)) and 10	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:37
L12	15	(carry-out or (carry adj out)) and previous and 9	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:37
L13	4	12 not 11	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/04/05 20:37

Welcome United States Patent and Trademark Office

Search Results   BROWSE   SEARCH   IEEE XPLORE GUIDE   SUPPORT

Results for "(((full adder) <and> filter <and> latency)<in>metadata)"
Your search matched **2** of **1142142** documents.
A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» View Session History

» New Search

» Key

IEEE JNL   IEEE Journal or Magazine

IEE JNL   IEE Journal or Magazine

IEEE CNF   IEEE Conference Proceeding

IEE CNF   IEE Conference Proceeding

IEEE STD   IEEE Standard

Modify Search

(((full adder) <and> filter <and> latency)<in>metadata)

☐ Check to search only within this results set

Display Format: ⦿ Citation   ○ Citation & Abstract

Select   Article information

☐   1. **Low-latency bit-parallel systolic VLSI implementation of FIR digital filters**
Caraiscos, C.G.; Pekmestzi, K.Z.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on]
Volume 43, Issue 7, July 1996 Page(s):529 - 534
AbstractPlus | References | Full Text: PDF(452 KB)   IEEE JNL

☐   2. **A systolic architecture for LMS adaptive filtering with minimal adaptation delay**
Ramanathan, S.; Visvanathan, V.;
VLSI Design, 1996. Proceedings., Ninth International Conference on
3-6 Jan. 1996 Page(s):286 - 289
AbstractPlus | Full Text: PDF(316 KB)   IEEE CNF

Help   Contact Us   Privacy & Security   IEEE.org
© Copyright 2005 IEEE – All Rights Reserved

Indexed by: Inspec

IEEE Xplore

Welcome United States Patent and Trademark Office

Search Results   BROWSE   SEARCH   IEEE XPLORE GUIDE   SUPPORT

Results for "(((full adder) <and> filter <and> latency <and> pin)<in>metadata)"
Your search matched 0 of 1142142 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» View Session History

» New Search

» Key

:IEEE JNL. IEEE Journal or
           Magazine

IEE JNL   IEE Journal or
           Magazine

IEEE CNF   IEEE
           Conference
           Proceeding

IEE CNF   IEE Conference
           Proceeding

IEEE STD   IEEE Standard

Modify Search

(((full adder) <and> filter <and> latency <and> pin)<in>metadata)

☐ Check to search only within this results set

Display Format: ⦿ Citation   ○ Citation & Abstract

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Help   Contact Us   Privacy & Security   IEEE.org

Indexed by
Inspec